Untitled Document
 
Untitled Document
 
ºñ¹Ð¹øÈ£ È®ÀÎ ´Ý±â
 
IC > ·ÎÁ÷ IC > 74F½Ã¸®Áî(SMD) > 74F821D (SO24)
ÃÖ¼ÒÁÖ¹®¼ö·® : 20°³
74F821D (SO24)
ÃÖ¼ÒÁÖ¹®¼ö·® : 20°³
Á¦Á¶È¸»ç : ANY
ÆǸŰ¡°Ý : 1,980¿ø
Àû¸³±Ý¾× : 0¿ø
¼ö·®  : °³
¡Ú¡Ú¡Ú¡Ú¡Ú
½Å¼ÓÇÏ°í Á¤È®ÇÑ ¹è¼ÛÀ» ¾à¼Óµå¸³´Ï´Ù
  
 

Bus interface registers 74F821/822/823/824/825/826

74F821 10-bit bus interface register, non-inverting (3-State)
74F822 10-bit bus interface register, inverting (3-State)
74F823 9-bit bus interface register, non-inverting (3-State)
74F824 9-bit bus interface register, inverting (3-State)
74F825 8-bit bus interface register, non-inverting (3-State)
74F826 8-bit bus interface register, inverting (3-State)

FEATURES
• High speed parallel registers with positive edge-triggered D-type
flip-flops
• High performance bus interface buffering for wide data/address
paths or busses carrying parity
• High impedance PNP base inputs for reduced loading (20mA in
high and low states)
• IIL is 20mA vs 1000mA for AM29821 series
• Buffered control inputs to reduce AC effects
• Ideal where high speed, light loading, or increased fan-in as
required with MOS microprocessor
• Positive and negative over-shoots are clamped to ground
• 3-State outputs glitch free during power-up and power-down
• Slim Dip 300 mil package
• Broadside pinout compatible with AMD AM 29821-29826 series
• Outputs sink 64mA and source 24mA
• Industrial temperature range available (–40¡ÆC to +85¡ÆC) for
74F823

DESCRIPTION
The 74F821 series bus interface registers are designed to
eliminate the extra packages required to buffer existing registers and
provide extra data width for wider data/address paths of busses
carrying parity.
The 74F821/74F822 are buffered 10-bit wide versions of the popular
74F374/74F534 functions.
The 74F822 is the inverted output version of 74F821.
The 74F823 and 74F824 are 9-bit wide buffered registers with clock
enable (CE) and master reset (MR) which are ideal for parity bus
interfacing in high microprogrammed systems.
The 74F824 is the inverted version of 74F823.
The 74F825 and 74F826 are 8-bit buffered registers with all the
74F823/74F824 controls plus output enable (OE0, OE1, OE2) to
allow multiuser control of the interface, e.g., CS, DMA, and RD/WR.
They are ideal for uses as an output port requiring high IOL/IOH.
The 74F826 is the inverted version of 74F825.


µ¥ÀÌÅͽÃÆ® º¸±â


* º» Á¦Ç°Àº °æ¿ì¿¡ µû¶ó ȣȯµÇ´Â Å¸»ç Á¦Ç°À¸·Î º¯°æµÉ ¼ö ÀÖÀ½À» ¾Ë·Á µå¸³´Ï´Ù.

  ÁÖ¹®½Ã Âü°í Çϼ¼¿ä~~

* Á¦Ç° »ç¿ë Àü ¹Ýµå½Ã Å×½ºÆ® ÈÄ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.
* Ã·ºÎµÈ µ¥ÀÌÅͽÃÆ®´Â Âü°í¿ëÀ¸·Î¸¸ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.

   
À̸§ :
³»¿ë :
ÆòÁ¡
 
 
 
 
¹øÈ£ Á¦¸ñ ÀÛ¼ºÀÚ ÀÛ¼ºÀÏ Á¶È¸
 
 

Untitled Document