Untitled Document
 
Untitled Document
 
ºñ¹Ð¹øÈ£ È®ÀÎ ´Ý±â
 
IC > ·ÎÁ÷ IC > 74LVC½Ã¸®Áî(SMD) > 74LVC125AD (SO14)
ÃÖ¼ÒÁÖ¹®¼ö·® : 100°³
74LVC125AD (SO14)
ÃÖ¼ÒÁÖ¹®¼ö·® : 100°³
Á¦Á¶È¸»ç : NXP
ÆǸŰ¡°Ý : 290¿ø
Àû¸³±Ý¾× : 0¿ø
¼ö·®  : °³
¡Ú¡Ú¡Ú¡Ú¡Ú
½Å¼ÓÇÏ°í Á¤È®ÇÑ ¹è¼ÛÀ» ¾à¼Óµå¸³´Ï´Ù
  
 

Quad buffer/line driver with 5-volt
tolerant inputs/outputs (3-state)

FEATURES
• 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
• Supply voltage range of 1.2V to 3.6V
• Complies with JEDEC standard no. 8-1A
• CMOS low power consumption
• Direct interface with TTL levels
• High impedance when VCC = 0V

DESCRIPTION
The 74LVC125A is a high performance, low-power, low-voltage
Si-gate CMOS device and superior to most advanced CMOS
compatible TTL families.
Inputs can be driven from either 3.3V or 5.0V devices. In 3-state
operation, outputs can handle 5V.
The 74LVC125A consists of four non-inverting buffers/line drivers
with 3-state outputs. The 3-state outputs (nY) are controlled by the
output enable input (nOE). A HIGH at nOE causes the outputs to
assume a high impedance OFF-state.


µ¥ÀÌÅͽÃÆ® º¸±â


* º» Á¦Ç°Àº °æ¿ì¿¡ µû¶ó ȣȯµÇ´Â Å¸»ç Á¦Ç°À¸·Î º¯°æµÉ ¼ö ÀÖÀ½À» ¾Ë·Á µå¸³´Ï´Ù.

  ÁÖ¹®½Ã Âü°í Çϼ¼¿ä~~
* Á¦Ç° »ç¿ë Àü ¹Ýµå½Ã Å×½ºÆ® ÈÄ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.
* Ã·ºÎµÈ µ¥ÀÌÅͽÃÆ®´Â Âü°í¿ëÀ¸·Î¸¸ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.

   
À̸§ :
³»¿ë :
ÆòÁ¡
 
 
 
 
¹øÈ£ Á¦¸ñ ÀÛ¼ºÀÚ ÀÛ¼ºÀÏ Á¶È¸
 
 

Untitled Document