Untitled Document
 
Untitled Document
 
ºñ¹Ð¹øÈ£ È®ÀÎ ´Ý±â
 
IC > ·ÎÁ÷ IC > 74LVC½Ã¸®Áî(SMD) > 74LVC245APW (TSSOP20)
ÃÖ¼ÒÁÖ¹®¼ö·® : 80°³
74LVC245APW (TSSOP20)
ÃÖ¼ÒÁÖ¹®¼ö·® : 80°³
Á¦Á¶È¸»ç : NXP
ÆǸŰ¡°Ý : 390¿ø
Àû¸³±Ý¾× : 0¿ø
¼ö·®  : °³
¡Ú¡Ú¡Ú¡Ú¡Ú
½Å¼ÓÇÏ°í Á¤È®ÇÑ ¹è¼ÛÀ» ¾à¼Óµå¸³´Ï´Ù
  
 

Octal bus transceiver with direction pin with 5 V tolerant
input/outputs (3-state)

FEATURES
¡¤ 5 V tolerant inputs/outputs for interfacing with 5 V logic
¡¤ Wide supply voltage range from 1.2 to 3.6 V
¡¤ CMOS low power consumption
¡¤ Direct interface with TTL levels
¡¤ Inputs accept voltages up to 5.5 V
¡¤ High-impedance when VCC = 0 V
¡¤ bus-hold on all data inputs (74LVCH245A only)
¡¤ Complies with JEDEC standard no. 8-1A
¡¤ ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
¡¤ Specified from -40 to +85 ¡ÆC and -40 to +125 ¡ÆC.

DESCRIPTION
The 74LVC245A/74LVCH245A is a high-performance,
low-power, low-voltage, Si-gate CMOS device, superior to
most advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 or 5 V devices.
In 3-state operation outputs can handle 5 V. These
features allow the use of these devices as translators in a
mixed 3.3 and 5 V environment.
The 74LVC245A/74LVCH245A is an octal transceiver with
non-inverting 3-state bus compatible outputs in both send
and receive directions.
The 74LVC245A/74LVCH245A has an output enable (OE)
input for easy cascading and a send/receive (DIR) input for
direction control. OE controls the outputs so that the buses
are effectively isolated.


µ¥ÀÌÅͽÃÆ® º¸±â


* º» Á¦Ç°Àº °æ¿ì¿¡ µû¶ó ȣȯµÇ´Â Å¸»ç Á¦Ç°À¸·Î º¯°æµÉ ¼ö ÀÖÀ½À» ¾Ë·Á µå¸³´Ï´Ù.

  ÁÖ¹®½Ã Âü°í Çϼ¼¿ä~~
* Á¦Ç° »ç¿ë Àü ¹Ýµå½Ã Å×½ºÆ® ÈÄ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.
* Ã·ºÎµÈ µ¥ÀÌÅͽÃÆ®´Â Âü°í¿ëÀ¸·Î¸¸ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.

   
À̸§ :
³»¿ë :
ÆòÁ¡
 
 
 
 
¹øÈ£ Á¦¸ñ ÀÛ¼ºÀÚ ÀÛ¼ºÀÏ Á¶È¸
 
 

Untitled Document