Single 2-input AND gate 74LVC1G08
FEATURES ¡¤ Wide supply voltage range from 1.65 V to 5.5 V ¡¤ High noise immunity ¡¤ Complies with JEDEC standard: – JESD8-7 (1.65 V to 1.95 V) – JESD8-5 (2.3 V to 2.7 V) – JESD8B/JESD36 (2.7 V to 3.6 V). ¡¤ ¡¾24 mA output drive (VCC = 3.0 V) ¡¤ CMOS low power consumption ¡¤ Latch-up performance £250 mA ¡¤ Direct interface with TTL levels ¡¤ Inputs accept voltages up to 5 V ¡¤ ESD protection: HBM EIA/JESD22-A114-B exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V. ¡¤ Multiple package options ¡¤ Specified from -40 ¡ÆC to +85 ¡ÆC and -40 ¡ÆC to +125 ¡ÆC.
DESCRIPTION The 74LVC1G08 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment. Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall time. This device is fully specified for partial power-down applications using Ioff. The Ioff circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. The 74LVC1G08 provides the single 2-input AND function.
µ¥ÀÌÅͽÃÆ® º¸±â
* º» Á¦Ç°Àº °æ¿ì¿¡ µû¶ó ȣȯµÇ´Â Ÿ»ç Á¦Ç°À¸·Î º¯°æµÉ ¼ö ÀÖÀ½À» ¾Ë·Á µå¸³´Ï´Ù.
ÁÖ¹®½Ã Âü°í Çϼ¼¿ä~~ |