|
74LV4053D (SO16) ÃÖ¼ÒÁÖ¹®¼ö·® : 20°³ |
|
|
Á¦Á¶È¸»ç : NXP |
ÆǸŰ¡°Ý : 1,690¿ø |
|
|
|
Àû¸³±Ý¾× : 0¿ø |
|
|
|
|
|
¡Ú¡Ú¡Ú¡Ú¡Ú |
½Å¼ÓÇÏ°í Á¤È®ÇÑ ¹è¼ÛÀ» ¾à¼Óµå¸³´Ï´Ù |
|
|
|
|
|
Triple 2-channel analog multiplexer/demultiplexer 74LV4053
FEATURES • Optimized for low voltage applications: 1.0 to 6.0 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Low typ ¡°ON¡± resistance: 100 at Vcc – VEE = 4.5 V 150 at Vcc – VEE = 3.0 V 240 at Vcc – VEE = 2.0 V • Logic level translation: to enable 3 V logic to communicate with ¡¾ 3 V analog signals • Typical ¡°break before make¡± built in • Output capability: non-standard • ICC category: MSI
DESCRIPTION The 74LV4053 is a low-voltage CMOS device and is pin and function compatible with the 74HC/HCT4053. The 74LV4053 is a triple 2-channel analog multiplexer/demultiplexer with a common enable input (E). Each multiplexer/demultiplexer has two independent inputs/outputs (nY0 to nY1), a common input/output (nZ) and three digital select inputs (S1 to S3). With E LOW, one of the two switches is selected (low impedance ON-state) by S1 to S3 With E HIGH, all switches are in the high impedance OFF-states, independent of S1 and S3. VCC and GND are the supply voltage pins for the digital control inputs (S1, to S3, and E). The VCC to GND ranges are 1.0 to 6.0 V. The analog inputs/outputs (nY0, to nY1, and nZ) can swing between VCC as a positive limit and VEE as a negative limit. VCC - VEE may not exceed 6.0 V. For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically ground).
µ¥ÀÌÅͽÃÆ® º¸±â
* º» Á¦Ç°Àº °æ¿ì¿¡ µû¶ó ȣȯµÇ´Â Ÿ»ç Á¦Ç°À¸·Î º¯°æµÉ ¼ö ÀÖÀ½À» ¾Ë·Á µå¸³´Ï´Ù.
ÁÖ¹®½Ã Âü°í Çϼ¼¿ä~~ |
* Á¦Ç° »ç¿ë Àü ¹Ýµå½Ã Å×½ºÆ® ÈÄ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.
* ÷ºÎµÈ µ¥ÀÌÅͽÃÆ®´Â Âü°í¿ëÀ¸·Î¸¸ »ç¿ëÇϽñ⠹ٶø´Ï´Ù. |
|
|
¹øÈ£ |
|
Á¦¸ñ |
ÀÛ¼ºÀÚ |
ÀÛ¼ºÀÏ |
Á¶È¸ |
|
|
|
|