Untitled Document
 
Untitled Document
 
ºñ¹Ð¹øÈ£ È®ÀÎ ´Ý±â
 
IC > ·ÎÁ÷ IC > CMOS4000(DIP) > C-MOS 4516 (DIP)
ÃÖ¼ÒÁÖ¹®¼ö·® : 20°³
C-MOS 4516 (DIP)
ÃÖ¼ÒÁÖ¹®¼ö·® : 20°³
Á¦Á¶È¸»ç : ANY
ÆǸŰ¡°Ý : 1,290¿ø
Àû¸³±Ý¾× : 0¿ø
¼ö·®  : °³
¡Ú¡Ú¡Ú¡Ú¡Ú
½Å¼ÓÇÏ°í Á¤È®ÇÑ ¹è¼ÛÀ» ¾à¼Óµå¸³´Ï´Ù
  
 

Binary up/down counter

DESCRIPTION
The HEF4516B is an edge-triggered synchronous
up/down 4-bit binary counter with a clock input (CP), an
up/down count control input (UP/DN), an active LOW
count enable input (CE), an asynchronous active HIGH
parallel load input (PL), four parallel inputs (P0 to P3), four
parallel outputs (O0 to O3), an active LOW terminal count
output (TC), and an overriding asynchronous master reset
input (MR).
Information on P0 to P3 is loaded into the counter while PL
is HIGH, independent of all other input conditions except
MR which must be LOW. When PL and CE are LOW, the
counter changes on the LOW to HIGH transition of CP.
Input UP/DN determines the direction of the count, HIGH
for counting up, LOW for counting down. When counting
up, TC is LOW when O0 and O3 are HIGH and CE is LOW.
When counting down, TC is LOW when O0 to O3 and
CE are LOW. A HIGH on MR resets the counter (O0 to
O3 = LOW) independent of all other input conditions.


µ¥ÀÌÅͽÃÆ® º¸±â


* º» Á¦Ç°Àº °æ¿ì¿¡ µû¶ó ȣȯµÇ´Â Å¸»ç Á¦Ç°À¸·Î º¯°æµÉ ¼ö ÀÖÀ½À» ¾Ë·Á µå¸³´Ï´Ù.

  ÁÖ¹®½Ã Âü°í Çϼ¼¿ä~~

* Á¦Ç° »ç¿ë Àü ¹Ýµå½Ã Å×½ºÆ® ÈÄ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.
* Ã·ºÎµÈ µ¥ÀÌÅͽÃÆ®´Â Âü°í¿ëÀ¸·Î¸¸ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.

   
À̸§ :
³»¿ë :
ÆòÁ¡
 
 
 
 
¹øÈ£ Á¦¸ñ ÀÛ¼ºÀÚ ÀÛ¼ºÀÏ Á¶È¸
 
 

Untitled Document