Untitled Document
 
Untitled Document
 
ºñ¹Ð¹øÈ£ È®ÀÎ ´Ý±â
 
IC > ·ÎÁ÷ IC > 74LS(DIP) > 74LS153 (DIP)
ÃÖ¼ÒÁÖ¹®¼ö·® : 100°³
74LS153 (DIP)
ÃÖ¼ÒÁÖ¹®¼ö·® : 100°³
Á¦Á¶È¸»ç : ANY
ÆǸŰ¡°Ý : 230¿ø
Àû¸³±Ý¾× : 0¿ø
¼ö·®  : °³
¡Ú¡Ú¡Ú¡Ú¡Ú
½Å¼ÓÇÏ°í Á¤È®ÇÑ ¹è¼ÛÀ» ¾à¼Óµå¸³´Ï´Ù
  
 

Dual 1-of-4 Line Data Selectors/Multiplexers

General Description
Each of these data selectors/multiplexers contains inverters
and drivers to supply fully complementary, on-chip,
binary decoding data selection to the AND-OR-invert
gates. Separate strobe inputs are provided for each of the
two four-line sections.

Features
 Permits multiplexing from N lines to 1 line
 Performs at parallel-to-serial conversion
 Strobe (enable) line provided for cascading
  (N lines to n lines)
 High fan-out, low impedance, totem pole outputs
 Typical average propagation delay times
 - From data 14 ns
 - From strobe 19 ns
 - From select 22 ns
 Typical power dissipation 31 mW


µ¥ÀÌÅͽÃÆ® º¸±â


* º» Á¦Ç°Àº °æ¿ì¿¡ µû¶ó ȣȯµÇ´Â Å¸»ç Á¦Ç°À¸·Î º¯°æµÉ ¼ö ÀÖÀ½À» ¾Ë·Á µå¸³´Ï´Ù.

  ÁÖ¹®½Ã Âü°í Çϼ¼¿ä~~
* Á¦Ç° »ç¿ë Àü ¹Ýµå½Ã Å×½ºÆ® ÈÄ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.
* Ã·ºÎµÈ µ¥ÀÌÅͽÃÆ®´Â Âü°í¿ëÀ¸·Î¸¸ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.

   
À̸§ :
³»¿ë :
ÆòÁ¡
 
 
 
 
¹øÈ£ Á¦¸ñ ÀÛ¼ºÀÚ ÀÛ¼ºÀÏ Á¶È¸
 
 

Untitled Document