These devices are high speed hex buffers with 3-state outputs. They
are organized as single 6-bit or 2-bit /4-bit, with inverting or
non-inverting data (D) paths. The outputs are designed to drive 15
TTL Unit Loads or 60 Low Power Schottky loads when the Enable (E)
is LOW.
When the Output Enable (E) is HIGH, the outputs are forced to a
high impedance “off” state. If the outputs of the 3-state devices are tied
together, all but one device must be in the high impedance state to
avoid high currents that would exceed the maximum ratings.
Designers should ensure that Output Enable signals to 3-state devices
whose outputs are tied together are designed so there is no overlap.
데이터시트 보기
* 본 제품은 경우에 따라 호환되는 타사 제품으로 변경될 수 있음을 알려 드립니다.
주문시 참고 하세요~~ |
