|
74LS640 (DIP) ÃÖ¼ÒÁÖ¹®¼ö·® : 10°³ |
|
|
Á¦Á¶È¸»ç : ANY |
ÆǸŰ¡°Ý : 2,950¿ø |
|
|
|
Àû¸³±Ý¾× : 0¿ø |
|
|
|
|
|
¡Ú¡Ú¡Ú¡Ú¡Ú |
½Å¼ÓÇÏ°í Á¤È®ÇÑ ¹è¼ÛÀ» ¾à¼Óµå¸³´Ï´Ù |
|
|
|
|
|
OCTAL BUS TRANSCEIVERS
These octal bus transceivers are designed for asynchronous two-way communication between data buses. Control function implementation minimizes external timing requirements. These circuits allow data transmission from the A bus to B or from the B bus to A bus depending upon the logic level of the direction control (DIR) input. Enable input (G) can disable the device so that the buses are effectively isolated.
µ¥ÀÌÅͽÃÆ® º¸±â
* º» Á¦Ç°Àº °æ¿ì¿¡ µû¶ó ȣȯµÇ´Â Ÿ»ç Á¦Ç°À¸·Î º¯°æµÉ ¼ö ÀÖÀ½À» ¾Ë·Á µå¸³´Ï´Ù.
ÁÖ¹®½Ã Âü°í Çϼ¼¿ä~~ |
* Á¦Ç° »ç¿ë Àü ¹Ýµå½Ã Å×½ºÆ® ÈÄ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.
* ÷ºÎµÈ µ¥ÀÌÅͽÃÆ®´Â Âü°í¿ëÀ¸·Î¸¸ »ç¿ëÇϽñ⠹ٶø´Ï´Ù. |
|
|
¹øÈ£ |
|
Á¦¸ñ |
ÀÛ¼ºÀÚ |
ÀÛ¼ºÀÏ |
Á¶È¸ |
|
|
|
|