|
EPM3064ALC44-10 ÃÖ¼ÒÁÖ¹®¼ö·® : 10°³ |
|
|
Á¦Á¶È¸»ç : ALTERA |
ÆǸŰ¡°Ý : 4,100¿ø |
|
|
|
Àû¸³±Ý¾× : 0¿ø |
|
|
|
|
|
¡Ú¡Ú¡Ú¡Ú¡Ú |
½Å¼ÓÇÏ°í Á¤È®ÇÑ ¹è¼ÛÀ» ¾à¼Óµå¸³´Ï´Ù |
|
|
|
|
|
Features ¡á High–performance, low–cost CMOS EEPROM–based programmable logic devices (PLDs) built on a MAX¢ç architecture (see Table 1) ¡á 3.3-V in-system programmability (ISP) through the built–in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability – ISP circuitry compliant with IEEE Std. 1532 ¡á Built–in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990 ¡á Enhanced ISP features: – Enhanced ISP algorithm for faster programming – ISP_Done bit to ensure complete programming – Pull-up resistor on I/O pins during in–system programming ¡á High–density PLDs ranging from 600 to 10,000 usable gates ¡á 4.5–ns pin–to–pin logic delays with counter frequencies of up to 227.3 MHz ¡á MultiVoltTM I/O interface enabling the device core to run at 3.3 V, while I/O pins are compatible with 5.0–V, 3.3–V, and 2.5–V logic levels ¡á Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), plastic J–lead chip carrier (PLCC), and FineLine BGATM packages ¡á Hot–socketing support
µ¥ÀÌÅͽÃÆ® º¸±â
* º» Á¦Ç°Àº °æ¿ì¿¡ µû¶ó ȣȯµÇ´Â Ÿ»ç Á¦Ç°À¸·Î º¯°æµÉ ¼ö ÀÖÀ½À» ¾Ë·Á µå¸³´Ï´Ù.
ÁÖ¹®½Ã Âü°í Çϼ¼¿ä~~
|
* Á¦Ç° »ç¿ë Àü ¹Ýµå½Ã Å×½ºÆ® ÈÄ »ç¿ëÇϽñ⠹ٶø´Ï´Ù.
* ÷ºÎµÈ µ¥ÀÌÅͽÃÆ®´Â Âü°í¿ëÀ¸·Î¸¸ »ç¿ëÇϽñ⠹ٶø´Ï´Ù. |
|
|
¹øÈ£ |
|
Á¦¸ñ |
ÀÛ¼ºÀÚ |
ÀÛ¼ºÀÏ |
Á¶È¸ |
|
|
|
|